



# NV-Group: Link-Efficient Reductions for Distributed Deep Learning on Modern Dense GPU Systems

<u>Ching-Hsiang Chu</u>, Pouya Kousha, Ammar A. Awan, Kawthar Shafie Khorassani, Hari Subramoni, and Dhabaleswar K. (DK) Panda

{chu.368, kousha.2, awan.10, shafiekhorassani.1}@osu.edu

{subramon, panda}@cse.ohio-state.edu

Network-based Computing Laboratory The Ohio State University

#### Introduction

- Trend in Modern HPC systems
- All-reduce for Distributed Deep Learning on Dense-GPU systems
- Research Challenge
- Proposed Designs: NV-Group Allreduce
- Performance Evaluation
- Concluding Remarks

#### **Trends in Modern HPC Architecture: Heterogeneous**









Multi/ Many-core Processors

High Performance Interconnects InfiniBand, Omni-Path, EFA <1usec latency, 200Gbps+ Bandwidth

Accelerators high compute density, high performance/watt

SSD, NVMe-SSD, NVRAM Node local storage



#1 Fugaku (158,976 nodes with A64FX ARM CPU, a GPU-like processor)



#2 Summit (27,648 GPUs) #3 Sierra (17,280 GPUs) #14 Lassen (2,664 GPUs)



#6 HPC5 (7,280 GPUs)




#7 Selene NVIDIA DGX SuperPOD (2,240 GPUs) https://www.top500.org/

#### **Trends in Modern Large-scale Dense-GPU Systems**

- **Scale-up** (up to 150 GB/s)
  - PCIe, NVLink/NVSwitch
  - Infinity Fabric, X<sup>e</sup> Link

- **Scale-out** (up to 25 GB/s)
  - InfiniBand, Omni-path, Ethernet
  - Cray Slingshot



**SMVAPICH** Network Based Computing Laboratory


#### **GPU-enabled Distributed Deep Learning**

• Easy-to-use and high-performance frameworks



- Wide range of applications
  - Image Classification
  - Speech Recognition
  - Self-driving Car
  - Healthcare
  - Climate Analytic

#### 999 PetaFlop/s sustained, and 1.13 ExaFlop/s peak FP 16 performance over 4560 nodes (27,360 GPUs)




Kurth T, Treichler S, Romero J, Mudigonda M, Luehr N, Phillips E, Mahesh A, Matheson M, Deslippe J, Fatica M, Houston M. Exascale deep learning for climate analytics. SC 2018 Nov 11 (p. 51). (Golden Bell Prize)

**ICS 2020** 


#### **Reduction Operations for Distributed Deep Learning**

- Distributed deep learning training with data parallelism
  - Using Allreduce operations to exchange and update gradients, weights...etc.



Ben-Nun T, Hoefler T. Demystifying parallel and distributed deep learning: An in-depth concurrency analysis. arXiv preprint arXiv:1802.09941. 2018 Feb 26.

- State-of-the-art Ring-based
  Allreduce for GPUs\*
  - Pros: Contention-free
  - Cons: not scalable




https://www.oreilly.com/ideas/distributed-tensorflow

\*Please refer to the paper for the analysis of more algorithms

#### **Motivation**

• Ring-based Allreduce *cannot efficiently utilize NVLinks* 



\* Profiling tool: P. Kousha et al., Designing a Profiling and Visualization Tool for Scalable and In-Depth Analysis of High-Performance GPU Clusters, HiPC 2019.

**ICS 2020** 


- Introduction
- Research Challenge
- Proposed Designs: NV-Group
- Performance Evaluation
- Concluding Remarks

How to design a link-efficient Allreduce algorithm that can maximize the utilization of available hardware communication channels to boost the performance for distributed DL training on emerging dense GPU systems?

- Introduction
- Research Challenge
- Proposed Designs: NV-Group Allreduce
- Performance Evaluation
- Concluding Remarks


#### **Overview of the Proposed NVGroup Allreduce**

- **1. Forming NV-Groups** 
  - Treat multiple GPUs as one
- 2. Cooperative reduction kernel within NV-Group
  - Persistent GPU kernels
  - Exploit load-store primitives over NVLinks
  - High-occupancy kernel
- 3. Communication across NV-Groups
  - Contention-free over slowest IB networks



#### **Forming NV-Groups**

- Topology detection and GPU grouping
  - Discover which GPUs are fully connected by NVLink; using tools such as hwloc<sup>[1]</sup> and NVML<sup>[2]</sup>
  - Create logical GPU groups, e.g., MPI Group or Communicator



[1] https://www.open-mpi.org/projects/hwloc/[2] NVIDIA Management Library (NVML), https://developer.nvidia.com/nvidia-management-library-nvml


## **Cooperative Reduction Kernel within NV-Group**

• CPU creates work queue for each Cooperative Thread Array (CTA *or block*)

**ICS 2020** 


- Persistent GPU Kernel
  - 1) Poll the individual work queue
  - 2) Reduce the data chunks
    - Reduce-scatter among GPUs
    - Direct Load-Store over NVLink
  - 3) Signal CPU upon completion
    - Implicit synchronization<sup>[1]</sup>

[1] Ching-Hsiang Chu et al. "Designing High-Performance In-Memory Key-Value Operations with Persistent GPU Kernels and OpenSHMEM, " OpenSHMEM 2018.



#### **Cooperative Reduction Kernel - Efficiency**

- High-Occupancy kernel with low register pressure<sup>\*</sup>
  - CPU coordinates the topology and communication paths
  - Enable all threads for reduction operations
- Free resources for applications
  - Low SM consumption
    - Low scheduling overhead
  - Enable overlap opportunity




#### \* https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#execution-configuration-optimizations

#### **Group-Wise Communication – CPU-GPU Cooperation**

- CPU processes
  - Inter-group communication
  - Ring-based Reduce-Scatter +
    Allgather over IB or X-BUS
  - Offload reduction to NV-Group

- GPUs (NV-Group):
  - Processing operations requested by CPU
    - Direct Reduce-scatter or Allgather over NVLink



\* Please check out the paper for more optimization techniques.

- Introduction
- Research Challenge
- Proposed Designs: NV-Group
- Performance Evaluation
- Concluding Remarks

#### **Experimental Environments**

	#1 Summit	#10 Lassen*	NVIDIA DGX-2
CPU Model	IBM POWER9 AC922		Intel Skylake
System memory	512 GB	256 GB	1.5 TB
GPU Model	NVIDIA Volta V100 x 6	NVIDIA Volta V100 x 4	NVIDIA Volta V100 x 16
Interconnects between CPU & GPU	2-lane NVLink	3-lane NVLink	PCIe Gen3
Interconnects between GPUs			6-lane NVLink & NVSwitch
Interconnects between nodes	Dual-rail Mellanox IB EDR		Mellanox IB EDR x 8 (Unused)
<b>NVIDIA driver &amp; CUDA versions</b>	418.116 & 10.1.243		410.48 & 10.1.243

- Libraries: SpectrumMPI v10.3.1, OpenMPI v4.0.3+UCX v1.8.0, MVAPICH2-GDR v2.3, NCCL v2.6
- **Benchmarks:** OSU Micro-Benchmark (OMB) & modified nccl-test
- **Applications:** Horovod v0.19 with TensorFlow v1.14 & PyTorch v1.5


## **Overview of the MVAPICH2 Project**

- High Performance open-source MPI Library
- Support for multiple interconnects
  - InfiniBand, Omni-Path, Ethernet/iWARP, RDMA over Converged Ethernet (RoCE), and AWS
    EFA
- Support for multiple platforms
  - x86, OpenPOWER, ARM, Xeon-Phi, GPGPUs
- Started in 2001, first open-source version demonstrated at SC '02
- Supports the latest MPI-3.1 standard
- <u>http://mvapich.cse.ohio-state.edu</u>
- Additional optimized versions for different systems/environments:
  - MVAPICH2-X (Advanced MPI + PGAS), since 2011
  - MVAPICH2-GDR with support for NVIDIA GPGPUs, since 2014
  - MVAPICH2-MIC with support for Intel Xeon-Phi, since 2014
  - MVAPICH2-Virt with virtualization support, since 2015
  - MVAPICH2-EA with support for Energy-Awareness, since 2015
  - MVAPICH2-Azure for Azure HPC IB instances, since 2019
  - MVAPICH2-X-AWS for AWS HPC+EFA instances, since 2019
- Tools:
  - OSU MPI Micro-Benchmarks (OMB), since 2003
  - OSU InfiniBand Network Analysis and Monitoring (INAM), since 2015



- Used by more than 3,100 organizations in 89 countries
- More than 772,000 (> 0.7 million) downloads from the OSU site directly
- Empowering many TOP500 clusters (June 2020 ranking)
  - 4<sup>th</sup>, 10,649,600-core (Sunway TaihuLight) at NSC, Wuxi, China
  - 8<sup>th</sup>, 448, 448 cores (Frontera) at TACC
  - 12<sup>th</sup>, 391,680 cores (ABCI) in Japan
  - 18<sup>th</sup>, 570,020 cores (Nurion) in South Korea and many others
- Available with software stacks of many vendors and Linux Distros (RedHat, SuSE, OpenHPC, and Spack)
- Partner in the 8<sup>th</sup> ranked TACC Frontera system
- Empowering Top500 systems for more than 15 years


#### **Evaluation of Link Utilization on Summit**



• NVGroup design utilizes all NVLinks

**ICS 2020** 

#### **Allreduce Benchmarking on Summit**




- NVGroup yields 40% and 30% better latency and bandwidth than NCCL
- NVGroup scale significantly better than production libraries on Summit system

\*Please refer to the paper for the thorough comparison


#### **Distributed Deep Learning Training on DGX-2 Machine**

- ResNet-50 Training using Horovod with TensorFlow
  - Synthetic ImageNet dataset with batch size 64 and 100 batches
- NVGroup achieves higher throughput due to high-occupancy reduction kernel



#### **Distributed Deep Learning Training on Summit**

- ResNet-50 Training using Horovod with TensorFlow and PyTorch
  - Synthetic ImageNet dataset with batch size 64 and 100 batches



- Introduction
- Research Challenge
- Proposed Designs
- Performance Evaluation
- Concluding Remarks

### **Concluding Remarks**

- Allreduce operations dominate the performance of distributed deep learning training with data parallelism
- State-of-the-art ring-based Allreduce failed to efficiently utilize interconnects on the modern Dense GPU systems
- Proposed NVGroup Allreduce can
  - Maximize the NVLink utilization for the dense-GPU systems
  - Perform cooperative reduction on GPUs
  - Achieve faster distributed DL training on dense-GPU systems such as #1 Summit
- Publicly available since MVAPICH2-GDR 2.3.2 release!
  - <u>http://mvapich.cse.ohio-state.edu/</u>

# **Thank You!**

{chu.368, kousha.2, awan.10, shafiekhorassani.1}@osu.edu

{subramon, panda}@cse.ohio-state.edu



Network-Based Computing Laboratory http://nowlab.cse.ohio-state.edu/



The High-Performance MPI/PGAS Project http://mvapich.cse.ohio-state.edu/



High-Performance Big Data

The High-Performance Big Data Project <u>http://hibd.cse.ohio-state.edu/</u>



The High-Performance Deep Learning Project <u>http://hidl.cse.ohio-state.edu/</u>

**ICS 2020**